{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Apparatus, system, and method of dynamic binary translation supporting a denormal input handling mechanism", "item": "https://www.patentleaderboard.com/patent/7363471"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus, system, and method of dynamic binary translation supporting a denormal input handling mechanism

Apparatus, system, and method of dynamic binary translation supporting a denormal input handling mechanism

US Patent 7363471 · Granted Apr 22, 2008

Estimated economic value: $13,499,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus to perform instruction-level graphics processing unit (GPU2023
Latency measurement technology2019
Unified optimistic and pessimistic concurrency control for a software transactio2015
Unified optimistic and pessimistic concurrency control for a software transactio2013
Apparatus, system, and method of dynamic binary translation with translation reu2009
Device, system and method for detection and handling of misaligned data access2009
Apparatus and methods to avoid floating point control instructions in floating p2008
Executing a translated block of instructions and branching to correction code wh2008
Optimized translation of scalar type SIMD instructions into non-scalar SIMD inst2007
Method and apparatus for stack emulation during binary translation2007
Tracking format of registers having multiple content formats in binary translati2007
Exception masking in binary translation2006