Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit and method for reading from resistance memory cells

Integrated circuit and method for reading from resistance memory cells

US Patent 7355898 · Granted Apr 8, 2008

Estimated economic value: $236,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Write circuit, non-volatile data storage, method for writing to a plurality of m2022
Memory component with memory cells having changeable resistance and fabrication 2010
Memory device including electrical circuit configured to provide reversible bias2010
Resistive memory arrangement2009
Memory with resistance memory cell and evaluation circuit2009
Non-volatile memory cell for storage of a data item in an integrated circuit2009
Switching device for configurable interconnect and method for preparing the same2008
Memory having CBRAM memory cells and method2008
Memory device including electrical circuit configured to provide reversible bias2008
Electronic device with a memory cell2007
Method for writing data into a memory cell of a conductive bridging random acces2007
Memory circuit having memory cells which have a resistance memory element2007