Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fabrication method for single and dual gate spacers on a semiconductor device

Fabrication method for single and dual gate spacers on a semiconductor device

US Patent 7354837 · Granted Apr 8, 2008

Estimated economic value: $236,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated wafer debonding and cleaning apparatus and debonding and cleaning met2025
Sintering aid for glasses for machinable phyllosilicate based structures2022
Computer device, server device, and method for controlling hybrid memory unit th2020
Method for fabricating MEMS device integrated with a semiconductor integrated ci2020
MEMS device integrated with a semiconductor integrated circuit and manufacturing2019
Pixel structure and fabrication method thereof2017
Manufacturing method for display module2017
Gas barrier substrate2016
Pixel structure and manufacturing method thereof2016
Pixel structure with pixel electrode connected to conductive pattern through plu2015
Manufacturing method for flexible display apparatus2015
Pixel structure2015