Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits and methods for reducing the effects of level shifter delays in systems operating in multiple voltage domains

Circuits and methods for reducing the effects of level shifter delays in systems operating in multiple voltage domains

US Patent 7348813 · Granted Mar 25, 2008

Estimated economic value: $2,992,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compression of models for natural language processing2025
System including automated content analysis of inbound email content for creatin2025
Adversarial input generation for natural language processing machine learning mo2025
Cluster partition handling during upgrade of a highly available application host2025
Machine learning-assisted surgery2025
Distribution of bootstrap management for application monitoring2025
Apparatus and method for characterization of acute otitis media2024
Apparatus and method for characterization of a ductile membrane, surface and sub2024
Current-mode radio frequency attenuators2024
Apparatuses and methods for de-aeration of a liquid2024
System and method for acquiring images from an aerial vehicle for 2D/3D digital 2024
Systems and methods for natural language processing (NLP) model robustness deter2024