Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power and ground buss layout for reduced substrate size

Power and ground buss layout for reduced substrate size

US Patent 7344227 · Granted Mar 18, 2008

Estimated economic value: $5,739,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for pairing a key with a vehicle via a vehicle communications 2022
System and method for pairing a key with a vehicle via a vehicle communications2020
Modular micro-fluid ejection head assembly2014
Micro-fluid ejecting device having embedded memory in communication with an exte2011
Ink ejection device including a silicon chip having a heater stack positioned ov2011
Ground structure for temperature-sensing resistor noise reduction2011
Printhead having a plurality of print modes2010
Inkjet print head synchronous serial output for data integrity2010
Methods and apparatus for optimizing energy supplied to a print head heater2010
Micro-fluid ejecting device having embedded memory devices2010
Heater chip test circuit and methods for using the same2009
Heater chip test circuit and methods for using the same2009