Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor devices having dual capping layer patterns and methods of manufacturing the same

Semiconductor devices having dual capping layer patterns and methods of manufacturing the same

US Patent 7339223 · Granted Mar 4, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory devices and methods of manufacturing the same2023
Methods of manufacturing devices including a buried gate cell and a bit line str2021
Integrated circuit chip having anti-moisture-absorption film at edge thereof and2017
Semiconductor devices including guard ring structures2015
Interposer chip, method of manufacturing the interposer chip, and multi-chip pac2010
Semiconductor devices having dual capping layer patterns and methods of manufact2006
Fuse area structure including protection film on sidewall of fuse opening in sem2004
Integrated circuit chip having anti-moisture-absorption film at edge thereof and2004
Buried contact structure in semiconductor device and method of making the same2003
Integrated circuit chip having anti-moisture-absorption film at edge thereof and2003
Contact forming method for semiconductor device2003
Method of forming fuse area structure including protection film on sidewall of f2002