Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Anti-seismic device with vibration-reducing units arranged in parallel

Anti-seismic device with vibration-reducing units arranged in parallel

US Patent 7337586 · Granted Mar 4, 2008

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Specific conjugation linkers, specific immunoconjugates thereof, methods of maki2025
Self-aligned contact for embedded memory2025
Memory devices2025
Memory devices and methods of forming the same2025
3T memory with enhanced speed of operation and data retention2025
SRAM memory cell device comprising ferroelectric access and storage transistors2025
Memory array structure2025
Memory device, method for configuring memory cell in N-bit memory unit, and memo2024
Memory array and memory device2024
Methods of forming memory devices2024
Memory device with SRAM cells assisted by non-volatile memory cells and operatio2024
Memory devices and methods of forming the same2024