Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generation of test mode signals in memory device with minimized wiring

Generation of test mode signals in memory device with minimized wiring

US Patent 7334169 · Granted Feb 19, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chip-on-film package and semiconductor chip each having a readout circuit for a 2023
Driving system for a double rate driving display2022
Driving apparatus for double rate driving display2022
Display device and driver thereof2020
Memory device, memory system and method of verifying repair result of memory dev2018
Semiconductor memory device for controlling operation of delay-locked loop circu2014
Semiconductor memory device supporting read data bus inversion function and meth2012
Method and apparatus for tuning phase of clock signal2012
Semiconductor memory device for controlling operation of delay-locked loop circu2012
Semiconductor memory device and on-die termination circuit2011
Method and apparatus for tuning phase of clock signal2011
Majority voter circuits and semiconductor devices including the same2010