Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing a semiconductor device having a gate structure with low parasitic capacitance

Method of manufacturing a semiconductor device having a gate structure with low parasitic capacitance

US Patent 7332400 · Granted Feb 19, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pretension and tensile impact test apparatus capable of simulating full-sea-dept2025
Testing device for simulating frictional wear behaviors of threaded joint of dri2025
Stroboscopic electron-beam signal image mapping2025
Transistor arrangements with stacked trench contacts and gate straps2025
Field-effect transistors with dual thickness gate dielectrics2021
Complementary Colpitts voltage controlled oscillator with low power and low phas2016
Semiconductor device, method of manufacturing the semiconductor device, flip chi2013
Semiconductor device, method of manufacturing the semiconductor device, flip chi2012
Method of correcting a design pattern for an integrated circuit and an apparatus2010
Trench isolation type semiconductor device which prevents a recess from being fo2010
Semiconductor integrated circuit device and method of manufacturing the same2010
Method of fabricating a MOSFET having doped epitaxially grown source/drain regio2010