Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital bus synchronizer for generating read reset signal

Digital bus synchronizer for generating read reset signal

US Patent 7328361 · Granted Feb 5, 2008

Estimated economic value: $13,136,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock circuitry with fault detection2020
Clock circuitry for functionally safe systems2020
Integrated circuit passive signal distribution2013
Integrated circuit passive signal distribution2012
Pulse amplitude modulated system with reduced intersymbol interference2010
Pulse amplitude modulated system with reduced intersymbol interference2008
Simultaneous bidirectional port with synchronization circuit to synchronize the 2007
Simultaneous bidirectional port with synchronization circuit to synchronize the 2007
Simultaneous transmission and reception of signals in different frequency bands 2007
On-chip observability buffer to observer bus traffic2007
Method and unit for deskewing signals2006
Floating point multiply accumulator2006