Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for reducing traffic in an instruction fetch unit of a chip multiprocessor

Technique for reducing traffic in an instruction fetch unit of a chip multiprocessor

US Patent 7328327 · Granted Feb 5, 2008

Estimated economic value: $6,713,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cell quality measurements for cellular IOT systems2025
Efficient application-aware disaster recovery2015
Storage architecture for backup application2014
Backup using metadata virtual hard drive and differential virtual hard drive2014
Method, system, and apparatus for creating an archive routine for protecting dat2012
Scheduling of new job within a start time range based on calculated current load2012
Simultaneous speculative threading light mode2011
Branch loop performance enhancement2011
Controlled anticipation in creating a shadow copy2011
Facilitating fast scanning for control transfer instructions in an instruction f2011
Method and system for improving management of media used in archive applications2010
Method, system, and apparatus for creating an archive routine for protecting dat2010