Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for reducing off-chip cache memory accesses

Techniques for reducing off-chip cache memory accesses

US Patent 7325101 · Granted Jan 29, 2008

Estimated economic value: $10,613,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fault tolerance and coherence for shared memory2025
Multiple on-die communication networks2021
In-field system testing2020
In-field system test security2019
Fault-tolerant cache coherence over a lossy network2019
Fault-tolerant cache coherence over a lossy network2019
Robust pin-correcting error-correcting code2019
Reducing cache coherence directory bandwidth by aggregating victimization reques2019
Memory sharing across distributed nodes2019
Multiple on-die communication networks2018
Inter-processor bus link and switch chip failure recovery2018
Load-monitor mwait2018