Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for verification of soft error handling with application to CMT processors

Method and system for verification of soft error handling with application to CMT processors

US Patent 7320114 · Granted Jan 15, 2008

Estimated economic value: $13,401,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Plasma chamber with gas cross-flow, microwave resonators and a rotatable pedesta2025
Printed microwave resonator for measuring high electron density plasmas2025
Validating operator safety requirements2024
Emulating packet flows to assess network links for SD-WAN2024
Dynamic surface profile change in device for better gripping2024
Dynamic audio quality enhancement2023
Emulating packet flows to assess network links for SD-WAN2023
Detecting network connectivity anomalies with presence analysis2022
Dynamic seam adjustment of image overlap zones from multi-camera source images2021
Sensor fusion methods for augmented reality navigation2021
Hardware accelerated data processing operations for storage data2021
Streaming platform flow and architecture for an integrated circuit2021