Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit and method for testing memory on the integrated circuit

Integrated circuit and method for testing memory on the integrated circuit

US Patent 7308623 · Granted Dec 11, 2007

Estimated economic value: $1,444,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Latch circuitry for memory applications2023
Latch circuitry for memory applications2023
Memory testing techniques2022
Memory embedded full scan for latent defects2022
Memory embedded full scan for latent defects2022
Data processing systems2021
Message passing in a data processing system2021
Cache stashing in a data processing system2020
Latch circuitry for memory applications2020
Latch circuitry for memory applications2020
Cache allocation based on quality-of-service monitoring2020
Scan cell for dual port memory applications2019