Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Half-good mode for large L2 cache array topology with different latency domains

Half-good mode for large L2 cache array topology with different latency domains

US Patent 7308537 · Granted Dec 11, 2007

Estimated economic value: $7,826,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optoelectronic component and method of manufacturing an optoelectronic component2025
Printed circuit board assembly with integrated vapor chamber2025
Hierarchical ring-based interconnection network for symmetric multiprocessors2024
Centralized distribution of multicast requests in a data processing system2024
Memory migration within a multi-host data processing environment2024
Memory migration within a multi-host data processing environment2024
Devices, methods, and systems for disaggregated memory resources in a computing 2024
Prefetch unit filter for microprocessor2024
Adjusting store gather window duration in a data processing system supporting si2024
Prioritization of threads in a simultaneous multithreading processor core2023
Concurrent processing of translation entry invalidation requests in a processor 2023
Broadcast scope selection in a data processing system utilizing a memory topolog2023