Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flow-splitting and buffering PCI express switch to reduce head-of-line blocking

Flow-splitting and buffering PCI express switch to reduce head-of-line blocking

US Patent 7308523 · Granted Dec 11, 2007

Estimated economic value: $5,682,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pseudo-ethernet switch without ethernet media-access-controllers (MAC's) that co2009
Shared network-interface controller (NIC) using advanced switching (AS) turn-poo2008
Pre-emphasis and de-emphasis emulation and wave shaping using a programmable del2008
Optimized topographies for dynamic allocation of PCI express lanes using differe2008
Dynamic allocation of PCI express lanes using a differential mux to an additiona2007
Dual-loop bus-based network switch using distance-value or bit-mask2005
Data switching system with cross bar transmission2001
Hybrid interface for packet data switching2000
Device for preventing the erroneous connection of signal lines to a computer net1998
Method of automatically detecting and setting stack type network system terminat1996