Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for capacitance multiplication within a phase locked loop

Method and apparatus for capacitance multiplication within a phase locked loop

US Patent 7307460 · Granted Dec 11, 2007

Estimated economic value: $5,722,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Radio frequency identification (RFID) moisture tag(s) and sensors with extended 2023
Power delivery system having low- and high-power power supplies2023
Facilitating beverage ordering and generation2022
Radio frequency identification (RFID) moisture tag(s) and sensors with extended 2021
Frothing assembly and method of operating the same2021
Radio frequency identification (RFID) moisture tag(s) and sensors with extended 2020
Scalable low output impedance bandgap reference with current drive capability an2020
Automated beverage generation system and method of operating the same2020
Memristor-based dividers using memristors-as-drivers (MAD) gates2020
Memristor-based multipliers using memristors-as-drivers (MAD) gates2020
Memristor-based dividers using memristors-as-drivers (MAD) gates2019
Apparatus and methods for power efficient CMOS and BiCMOS transmitters suitable 2019