Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for modulo scheduled loop execution in a processor architecture

Method and apparatus for modulo scheduled loop execution in a processor architecture

US Patent 7302557 · Granted Nov 27, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor including monitoring circuitry for virtual counters2025
Reconfigurable crypto-processor2024
Abstract meaning representation parsing with graph translation2023
Addition instructions with independent carry chains2022
Text style transfer using reinforcement learning2022
Reconfigurable crypto-processor2021
Addition instructions with independent carry chains2021
FlatFlash system for byte granularity accessibility of memory in a unified memor2021
Trace management during aborted speculative operations2021
Virtualizing precise event based sampling2021
Providing direct data access between accelerators and storage in a computing env2021
Method and apparatus for a multi-level reservation station with instruction reci2021