Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cycle-efficient TDM timeslot remapping for network processing engines

Cycle-efficient TDM timeslot remapping for network processing engines

US Patent 7301958 · Granted Nov 27, 2007

Estimated economic value: $22,929,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reconfigurable leaching module2021
Wastewater leaching chamber2020
Reconfigurable leaching module2019
Alignment orifice shield2019
Systems, methods, and apparatuses for implementing late fusing of processor feat2019
System, apparatus and method for securely protecting a processor in transit2018
Dynamically modifying a power/performance tradeoff based on a processor utilizat2017
Tracking missed periodic actions across state domains2017
Virtualized communication sockets for multi-flow access to message channel infra2017
Dynamically modifying a power/performance tradeoff based on processor utilizatio2016
Virtualized communication sockets for multi-flow access to message channel infra2015
Cellular network-based location system2013