Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Line address computer for providing line addresses in multiple contexts for interlaced to progressive conversion

Line address computer for providing line addresses in multiple contexts for interlaced to progressive conversion

US Patent 7301582 · Granted Nov 27, 2007

Estimated economic value: $10,091,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Motion estimation using camera tracking movements2014
Direct memory accessing for fetching macroblocks2011
Line address computer for calculating the line addresses of decoded video data2011
Line address computer for calculating the line addresses of decoded video data2011
System, method, apparatus for repeating last line to scalar2010
System, method, apparatus for repeating last line to scalar2010
System and method for clock rate determination2009
System and method for clock rate determination2009
Storing macroblocks for concatenated frames2009
Custom logic BIST for memory controller2009
Pixel reordering and selection logic2008
Pixel reordering and selection logic2008