Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and method for a delay locked loop with false-lock detection

Systems and method for a delay locked loop with false-lock detection

US Patent 7301379 · Granted Nov 27, 2007

Estimated economic value: $5,775,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System reference (SYSREF) signal system and method2022
Adaptive digital receiver path linearizer2022
Voltage-to-time-to-digital converter (VTDC) with coarse analog-to-digital conver2021
Multibit per stage pipelined time-to-digital converter (TDC)2021
Sort-and delay methods for time-to-digital conversion2018
Sort-and delay time-to-digital converter2017
Sub-ranging voltage-to-time-to-digital converter2016
N-path interleaving analog-to-digital converter (ADC) with offset gain and timin2016
System and method for generating a regulated boosted voltage using a controlled 2016
Current impulse (CI) digital-to-analog converter (DAC)2015
Traveling pulse wave quantizer2015
System and method for digital-to-analog converter calibration2015