Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and system for minimizing memory access latency in a computer system

US Patent 7299467 · Granted Nov 20, 2007

Estimated economic value: $13,200,000

Assignee

Inventors

View full patent text on Google Patents →