Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Nonlinear receiver model for gate-level delay calculation

Nonlinear receiver model for gate-level delay calculation

US Patent 7299445 · Granted Nov 20, 2007

Estimated economic value: $10,109,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonlinear driver model for multi-driver systems2012
Non-linear receiver model for gate-level delay calculation2012
Generating a base curve database to reduce storage cost2011
Segmentation and interpolation of current waveforms2011
Nonlinear driver model for multi-driver systems2011
Nonlinear receiver model for gate-level delay calculation2010
Segmentation and interpolation of current waveforms2009
Nonlinear driver model for multi-driver systems2009
Generating a base curve database to reduce storage cost2008
Segmentation and interpolation of current waveforms2008
Nonlinear driver model for multi-driver systems2007
Method and apparatus for determining gate-level delays in an integrated circuit2006