Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for accelerated detection of weak bits in an SRAM memory device

Method and system for accelerated detection of weak bits in an SRAM memory device

US Patent 7298659 · Granted Nov 20, 2007

Estimated economic value: $1,440,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for intelligent selectivity of material application2025
Memory with external clock synchronized operation2025
Semiconductor device with transistor local interconnects2024
Semiconductor device with transistor local interconnects2022
Semiconductor device with transistor local interconnects2020
Write assist circuit integrated with leakage reduction circuit of a static rando2017
Circuit having capacitor coupled with memory element2016
Semiconductor device with transistor local interconnects2016
Methods of using a trench salicide routing layer2015
Middle-of-the-line constructs using diffusion contact structures2015
Measuring electrical resistance2015
Middle-of-the-line constructs using diffusion contact structures2015