Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for reducing static leakage current in programmable logic devices

Method and system for reducing static leakage current in programmable logic devices

US Patent 7295036 · Granted Nov 13, 2007

Estimated economic value: $9,834,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock grid for integrated circuit2017
Clock grid for integrated circuit2017
Clock grid for integrated circuit2016
Integrated circuits with programmable overdrive capabilities2016
Integrated circuits with backside power delivery2016
Integrated circuit floorplans2015
PLD architecture for flexible placement of IP function blocks2015
Techniques for providing clock signals in an integrated circuit2015
Skewed partial column input/output floorplan2014
Apparatus and methods for power management in integrated circuits2014
PLD architecture for flexible placement of IP function blocks2014
PLD architecture for flexible placement of IP function blocks2013