Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device and method for simultaneously programming and/or reading memory cells on different levels

Memory device and method for simultaneously programming and/or reading memory cells on different levels

US Patent 7283403 · Granted Oct 16, 2007

Estimated economic value: $35,052,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional nonvolatile memory and method of fabrication2015
Dense arrays and charge storage devices2015
Dense arrays and charge storage devices2015
Pillar-shaped nonvolatile memory and method of fabrication2014
Dense arrays and charge storage devices2014
Dense arrays and charge storage devices2014
Silicon nitride antifuse for use in diode-antifuse memory arrays2013
Vertically stacked field programmable nonvolatile memory and method of fabricati2013
Transceiver with latency alignment circuitry2013
Vertically stacked field programmable nonvolatile memory and method of fabricati2012
Transceiver with latency alignment circuitry2011
Integrated circuit incorporating decoders disposed beneath memory arrays2011