Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Delay-insensitive data transfer circuit using current-mode multiple-valued logic

US Patent 7282946 · Granted Oct 16, 2007

Assignee

Inventors

View full patent text on Google Patents →