Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Running digital sum coding system

Running digital sum coding system

US Patent 7281190 · Granted Oct 9, 2007

Estimated economic value: $45,258,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for transcoder, FEC and interleaver optimization2022
Methods and systems for transcoder, FEC and interleaver optimization2021
System for providing running digital sum control in a precoded bit stream2013
Super block error correction code (ECC) adaptable to communication systems inclu2012
Use of ECC with iterative decoding for iterative and non-iterative decoding in a2011
System for precoding parity bits to meet predetermined modulation constraints2011
Super block error correction code (ECC) adaptable to communication systems inclu2011
Timing recovery optimization using disk clock2011
Disk clock system with up-sampler to generate frequency offset2011
Joint decoding of ISI (inter-symbol interference) channel and modulation codes2010
Communication channel with Reed-Solomon encoding and single parity check2010
Interleaver with linear feedback shift register2010