Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SRAM cell comprising a reference transistor for neutralizing leakage current and associated read and write method

SRAM cell comprising a reference transistor for neutralizing leakage current and associated read and write method

US Patent 7280387 · Granted Oct 9, 2007

Estimated economic value: $3,290,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device that takes leakage currents into account in activating the read am2011
Semiconductor array including a matrix of cells and a method of making a semicon2010
Memory device with programmable control for activation of read amplifiers2009
Dynamically unbalanced sense amplifier2006
Process for controlling the read amplifiers of a memory and corresponding memory2006