Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming inlaid structures for IC interconnections

Method for forming inlaid structures for IC interconnections

US Patent 7279410 · Granted Oct 9, 2007

Estimated economic value: $8,436,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device including laterally separated source lines and m2025
Creped fibrous structures2025
Discretizer and method of using same2025
Article of manufacture making system2025
Device and method for recovering arsenic and gallium2025
Fibrous structures comprising regions having different micro-CT intensive proper2025
Apparatus for use with hydrogen radicals and method of using same2025
Low power read method and a memory device capable thereof2025
Bonded semiconductor die assembly containing through-stack via structures and me2025
Coated drug compositions and methods of preparing the same2024
Semiconductor processing preclean methods and apparatus2024
Composite transparent film, preparation method thereof, and method for continuou2024