Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Memory module with a defective memory chip having defective blocks disabled by non-multiplexed address lines to the defective chip

US Patent 7277337 · Granted Oct 2, 2007

Assignee

Inventors

View full patent text on Google Patents →