Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Interlocking memory/logic cell layout and method of manufacture

US Patent 7277309 · Granted Oct 2, 2007

Estimated economic value: $2,960,000

Assignee

Inventors

View full patent text on Google Patents →