Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structures and methods for implementing ternary adders/subtractors in programmable logic devices

Structures and methods for implementing ternary adders/subtractors in programmable logic devices

US Patent 7274211 · Granted Sep 25, 2007

Estimated economic value: $9,986,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit package with voltage droop mitigation2024
Thermal heat spreader plate for electronic device2022
Three-dimensional thermal management apparatuses for electronic devices2022
Stacked silicon package having a thermal capacitance element2019
Dynamic mounting thermal management for devices on board2018
Thermal management device with textured surface for extended cooling limit2017
Digital signal processing block2015
Configurable embedded memory system2015
Method and apparatus for using a synchronous reset pulse to reset circuitry in m2014
Flip-flop array with option to ignore control signals2014
Digital signal processing block with preadder stage2013
Programmable device with dynamic DSP architecture2013