Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing soft error rates of memory cells

Method for reducing soft error rates of memory cells

US Patent 7268052 · Granted Sep 11, 2007

Estimated economic value: $9,305,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System architecture for implementing DDS communication based on AUTOSAR, communi2025
Device and method for preparing sulfite2025
System and method for resource recycling of sulfur dioxide2023
Resilient storage circuits2023
Resilient storage circuits2022
Techniques for detecting and correcting errors on a ring oscillator2019
Memory elements with soft-error-upset (SEU) immunity using parasitic components2019
Memory with single-event latchup prevention circuitry2019
On-die capacitor (ODC) structure2018
Techniques for detecting and correcting errors on a ring oscillator2017
Register circuitry with asynchronous system reset2017
Memory array with redundant bits and memory element voting circuits2017