Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

High level synthesis device, method for generating a model for verifying hardware, method for verifying hardware, control program, and readable recording medium

US Patent 7266791 · Granted Sep 4, 2007

Assignee

Inventors

View full patent text on Google Patents →