{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Pipelined architecture implementing recursion processes for forward error correction", "item": "https://www.patentleaderboard.com/patent/7266757"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pipelined architecture implementing recursion processes for forward error correction

Pipelined architecture implementing recursion processes for forward error correction

US Patent 7266757 · Granted Sep 4, 2007

Estimated economic value: $4,969,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Rake receiver and related methods2024
Frequency hopping interference detection using decoder codeword metrics2023
Alignment detection by full and partial FEC decoding2023
Power and rate control algorithm for multi-antenna communication links in a mesh2020
Hybrid architecture for LDPC channel coding in data center2019
Efficient low error-floor LDPC codes2017
Forward error correction2016
Matrix expansion2015
Method and system for forward error correction of interleaved-formated data2015
Parity check matrix2015
Minimum mean square error processing2015
Minimum mean square error processing2015