Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Open loop bandwidth test architecture and method for phase locked loop (PLL)

Open loop bandwidth test architecture and method for phase locked loop (PLL)

US Patent 7265633 · Granted Sep 4, 2007

Estimated economic value: $9,885,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-phase DC-DC converters with open-loop PWM for transient performance enhanc2019
Adaptive amplification active filter for divider-less high frequency DC-DC conve2019
Differential-to-single ended signal converter circuit and method2011
Amplitude regulated resonant oscillator with sampled feedback2011
Method and circuit for rapid alignment of signals2011
Delay circuit limit detection circuit and method2009
Circuit and method for implementing a low supply voltage current reference2008
Method and circuit for rapid alignment of signals2007
Oscillator amplifier circuit operable to provide symmetric current limiting and 2007
Method and an apparatus to reduce duty cycle distortion2007
Regulated, symmetrical crystal oscillator circuit and method2006
Rail-to-rail input linear voltage to current converter2006