Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus of reducing transfer latency in an SOC interconnect

Method and apparatus of reducing transfer latency in an SOC interconnect

US Patent 7263566 · Granted Aug 28, 2007

Estimated economic value: $64,786,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Providing media power telemetry for virtual machines (VMs) in processor-based de2025
Decoding metadata encoded in error correction codes2025
Selectively honoring speculative memory prefetch requests based on bandwidth sta2021
Providing efficient lossless compression for small data blocks in processor-base2019
Processor-based system hybrid ring bus interconnects, and related devices, proce2015
Refreshing dynamic volatile memory2012
Directed auto-refresh synchronization2011
Method and system for providing directed bank refresh for volatile memories2009
Method and system for providing independent bank refresh for volatile memories2009
Flow control method to improve bus utilization in a system-on-a-chip integrated 2007
Flow control method to improve bus utilization in a system-on-a-chip integrated 2007
Method and system for providing independent bank refresh for volatile memories2007