Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for detecting and correcting clock duty cycle skew in a processor

Method and apparatus for detecting and correcting clock duty cycle skew in a processor

US Patent 7260736 · Granted Aug 21, 2007

Estimated economic value: $15,364,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Implementing write ports in register-file array cell2021
Polysilicon/amorphous silicon composite gate electrode2004
Method for correcting clock duty cycle skew by adjusting a delayed clock signal 2004
Method and apparatus to control the signal development rate of a differential bu2003
Method for forming a polysilicon/amorphous silicon composite gate electrode2000