Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › PCI bridge device configured for using JTAG scan for writing internal control registers and outputting debug state

PCI bridge device configured for using JTAG scan for writing internal control registers and outputting debug state

US Patent 7257654 · Granted Aug 14, 2007

Estimated economic value: $3,919,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic RAM Phy interface with configurable power states2016
Termination impedance apparatus with calibration circuit and method therefor2015
Method and apparatus for memory access delay training2014
Digital frequency synthesizer device and method thereof2013
Dynamic RAM Phy interface with configurable power states2013
System including a host connected to a plurality of memory modules via a serial 2008
PCI-X error correcting code (ECC) pin sharing configuration2007
Arrangement for receiving and transmitting PCI-X data according to selected data2007
Arrangement for receiving and transmitting PCI-X data according to selected data2007
Alignment of local transmit clock to synchronous data transfer clock having prog2007
PCIXCAP pin input sharing configuration for additional use as PCI hot plug inter2007
Voltage mode transceiver having programmable voltage swing and external referenc2006