Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Submount, pedestal, and bond wire assembly for a transistor outline package with reduced bond wire inductance

Submount, pedestal, and bond wire assembly for a transistor outline package with reduced bond wire inductance

US Patent 7254149 · Granted Aug 7, 2007

Estimated economic value: $6,787,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Indium phosphide based optical transmitter with single parameter driven phase co2023
Indium phosphide based optical transmitter with single parameter driven phase co2021
Optically enabled multi-chip modules including optical engine macros2020
Surface coupled systems2019
Optical element cleaver and splicer apparatus and methods2018
Analysis and purging of materials in manufacturing processes2018
Devices and methods for analyzing granular samples2017
System and method for backlight and LCD adjustment2017
Clock recovery and equalizer estimation in a multi-channel receiver2017
Stereoscopic dual modulator display device using full color anaglyph2017
Devices and methods for analyzing layers of samples2016
Optical element cleaver and splicer apparatus and methods2016