Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit arrangement having a number of integrated circuit components on a carrier substrate and method for testing a circuit arrangement of this type

Circuit arrangement having a number of integrated circuit components on a carrier substrate and method for testing a circuit arrangement of this type

US Patent 7251772 · Granted Jul 31, 2007

Estimated economic value: $543,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated semiconductor memory and method for electrically stressing an integra2009
Integrated semiconductor memory and method for operating a semiconductor memory2008
Chip component and method for producing a chip component2007
Integrated semiconductor memory2007
Method and device for testing semiconductor memory devices2007
Method for testing a memory chip and test arrangement2007
Integrated semiconduct memory with test circuit2007
Integrated circuit, in particular integrated memory, and methods for operating a2007
Information containing means for memory modules and memory chips2007
Semiconductor device testing apparatus, system, and method for testing the conta2007
Semiconductor device testing apparatus, system, and method for testing the conta2007
Apparatus for testing a memory module2007