Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device with plural source/drain regions

Semiconductor memory device with plural source/drain regions

US Patent 7250661 · Granted Jul 31, 2007

Estimated economic value: $53,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Production method of polyurethane porous membrane to be used for at least one of2017
Semiconductor integrated circuit with thick gate oxide word line driving circuit2015
Strain wave gear apparatus2015
Semiconductor integrated circuit with thick gate oxide word line driving circuit2014
Semiconductor integrated circuit with thick gate oxide word line driving circuit2014
Coating film for building material2013
Semiconductor integrated circuit device2013
Semiconductor integrated circuit2013
Method for manufacturing semiconductor device and semiconductor device2013
Semiconductor integrated circuit having DRAM word line drivers2011
Semiconductor device and method of designing the semiconductor device2011
Semiconductor device2011