Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for forming and analyzing stacked die

Process for forming and analyzing stacked die

US Patent 7250310 · Granted Jul 31, 2007

Estimated economic value: $7,509,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stress mitigation in packaged microchips2013
Method of reducing the time required to perform a passive voltage contrast test2010
Built-in design edit structures2008
Thermal release wafer mount tape with B-stage adhesive2008
Method of editing a semiconductor die2008
De-packaging process for small outline transistor packages2007
Method for non-destructive removal of cured epoxy from wafer backside2007
Thermal release wafer mount tape with B-stage adhesive2006
Semiconductor die with an editing structure2006
E-beam voltage potential circuit performance library2005
Non-destructive method of measuring the thickness of a semiconductor wafer2005
System and method for detecting location of a defective electrical connection wi2005