Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for optimizing high frequency performance of via structures

Method for optimizing high frequency performance of via structures

US Patent 7249337 · Granted Jul 24, 2007

Estimated economic value: $12,225,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stripline transmission lines with cross-hatched pattern return plane, where the 2020
Measuring complex PCB-based interconnects in a production environment2020
Simultaneous and selective partitioning of via structures using plating resist2012
Substantially continuous layer of embedded transient protection for printed circ2012
Substantially continuous layer of embedded transient protection for printed circ2010
Selective deposition of embedded transient protection for printed circuit boards2009
Via stub termination structures and methods for making same2008
Modular power management system with common EMC barrier1998