Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for generating a serial clock without a PLL

Method and apparatus for generating a serial clock without a PLL

US Patent 7248122 · Granted Jul 24, 2007

Estimated economic value: $15,405,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay stabilization for skew tolerance2010
Method of linearizing ESD capacitance2008
Overvoltage protection circuit with overvoltage removal sensing2002
Low power variable base drive circuit2001
Power-on reset circuit for dual-supply system2001
Circuit for dynamic switching of a buffer threshold2001
Power-on reset circuit2000
Bus hold circuit with overvoltage tolerance2000
Output buffer for reducing switching noise2000