Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of combining multilevel memory cells for an error correction scheme

Method of combining multilevel memory cells for an error correction scheme

US Patent 7243277 · Granted Jul 10, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Calibration system of canceling effect of phase noise and analog-to-digital conv2024
Data decoding method using LDPC code as error correction code and data transmitt2021
Low-density parity-check code scaling method2021
Method for generating encoded data that is encoded based on low-density parity-c2019
Encryption/decryption apparatus and power analysis protecting method thereof2019
Extended polar codes2018
Method and system for data transmission2018
Method and device for de-puncturing turbo-coded digital data, and turbo decoder 2018
Length-compatible extended polar codes2017
Method and system for determining storing state of flash memory2016
Readout system2016
Method and apparatus of measuring error correction data for memory2016