Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for minimizing phase error and jitter in a phase-locked loop

Method and apparatus for minimizing phase error and jitter in a phase-locked loop

US Patent 7242255 · Granted Jul 10, 2007

Estimated economic value: $14,579,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

NAND flash memory controller capable of adjusting its processing power according2025
Display panel2025
Display device2025
Solid-state drive controller and circuit controller2025
Flexible panel and method of fabricating the same2024
Method of storage space management for improving endurance of storage devices2024
Electronic device2024
Display panel and manufacturing method thereof2023
Interface of integrated circuit die and method for arranging interface thereof2023
Flexible panel and method of fabricating the same2023
Data processing method and memory controller utilizing the same2023
Chemical synthesis method for fabricating boron carbide powders2022