Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase locked loop (PLL) and delay locked loop (DLL) counter and delay element programming in user mode

Phase locked loop (PLL) and delay locked loop (DLL) counter and delay element programming in user mode

US Patent 7242229 · Granted Jul 10, 2007

Estimated economic value: $6,506,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems for and methods for mode hop detection in heat assisted magnetic recordi2025
Systems for and methods for fast mode hop detection and correction for hard disk2024
Configurable clock network for programmable logic device2016
Configurable clock network for programmable logic device2016
Bit slip circuitry for serial data signals2015
Bit slip circuitry for serial data signals2014
Configurable clock network for programmable logic device2014
Configurable clock network for programmable logic device2014
Bit slip circuitry for serial data signals2013
Configurable clock network for programmable logic device2013
Configurable clock network for programmable logic device2013
Programmable logic device with specialized functional block2013