Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a vertical wrap-around-gate field-effect-transistor for high density, low voltage logic and memory array

Method of fabricating a vertical wrap-around-gate field-effect-transistor for high density, low voltage logic and memory array

US Patent 7241655 · Granted Jul 10, 2007

Estimated economic value: $4,773,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Charge storage apparatus and methods2025
Valve arrangement for split-flow close-coupled catalyst2025
Stack of horizontally extending and vertically overlapping features, methods of 2025
Methods of utilizing etch-stop material during fabrication of capacitors, integr2025
String driver assemblies including two-dimensional materials, and related memory2025
Seal assembly for a turbomachine2025
Integrated assemblies having transistor body regions coupled to carrier-sink-str2025
Three dimensional memory and methods of forming the same2025
Driver placement in memories having stacked memory arrays2025
Bearing lubrication systems and methods for operating the same2024
Integrated assemblies having voids along regions of gates, and methods of formin2024
Transistor structures having conductive structures along pillars of semiconducto2024